The silicon or organic layer carrying dense wiring between logic and memory in a 2.5D package.
Related terms: Chip-on-Wafer-on-Substrate · CoWoS
← All terms